

(19)



Eur päisches Patentamt  
European Patent Office  
Office européen des brevets



(11) Publication number:

**0 657 995 A1**

(12)

## EUROPEAN PATENT APPLICATION

(21) Application number: 93830492.0

(51) Int. Cl.<sup>6</sup>: H03F 3/30

(22) Date of filing: 07.12.93

(43) Date of publication of application:  
14.06.95 Bulletin 95/24

(84) Designated Contracting States:  
DE FR GB IT


(71) Applicant: **SGS-THOMSON  
MICROELECTRONICS S.r.l.**  
Via C. Olivetti, 2  
I-20041 Agrate Brianza (Milano) (IT)

(72) Inventor: **Cini, Carlo**  
Via Aristotele, 15/1  
I-20010 Cornaredo (IT)  
Inventor: **Stefani, Fabrizio**  
Via Roma, 50  
I-21010 Cardano al Campo (IT)

(74) Representative: **Pellegrini, Alberto et al**  
c/o Società Italiana Brevetti S.p.A.  
Via Puccini, 7  
I-21100 Varese (IT)

(54) Mixed typology output stage.

(57) An output power stage composed of a pair of transistors driven in phase opposition and wherein the pull-up transistor is a PNP bipolar transistor and the push-down transistor is an n-channel FET has an outstandingly improved power handling capability per semiconductor area occupied, coupled with a large output voltage swing, without requiring the use of externally connected discrete boot-strap components. The "hybrid" output stage is fully complementary and the current-driven, bipolar, pull-up transistor may be driven through an auxiliary stage composed of a field effect transistor for substantially eliminating output power requisites of a signal amplification stage.



**FIG. 1**

EP 0 657 995 A1

The present invention relates to an output stage for an integrated power amplifier particularly suited for audio amplifiers.

The output stages of power amplifiers are normally designed for maximizing the dynamic excursion of the output voltage (output voltage swing), by reducing as much as possible voltage drops due to the series resistance of the active components (transistors) that form the output stage. There is an ample specific bibliography out of which the volume "Power Integrated Circuit", published by McGraw Hill, in 1986, pages 9.28 - 9.35 may be cited.

A widely used technique in power output stages is that of realizing a "bootstrap" line, using for this purpose a relatively large capacitance, that may be externally connected to the IC pins, in order to obtain the maximum peak-to-peak variation of the output voltage. Unfortunately, this technique conflicts with a general IC design trend of eliminating or reducing the need of passive external components to a minimum.

The known configurations of a power output stage are amply reported in literature and substantially are those employing a pair of transistors operating in phase opposition, namely an NPN/NPN, PNP/NPN, pMOS/nMOS and nMOS/nMOS pair. Of course, the selection of one of the above configurations depends on the fabrication technology that is employed, which determines also the maximum reverse voltage that can be withstood by the devices (for example the maximum  $V_{CE}$  of bipolar junction transistors or the maximum  $V_{DS}$  of MOS transistors).

Bipolar NPN transistors notably suffer from the problem connected to the so-called "second breakdown" phenomenon. Also bipolar PNP transistors are affected by this phenomenon but in a lesser measure than NPN transistors.

On the contrary, DMOS transistors are notably exempt of this problem.

In a mixed technology fabrication process (BJT, CMOS and DMOS) or BCD process, the power MOS transistors that can be realized in a compatible manner with the other type of integrated structures, have internal resistance characteristics that typically show the following values:

(n-channel) DMOS :  $R_{on} = 0.5\Omega \times \text{mm}^2$   
(p-channel) DMOS :  $R_{on} = 2.2\Omega \times \text{mm}^2$

In particular, the solution of using a complementary pair of DMOS output transistors would appear an ideal choice, by considering also the advantage represented by the fact that the two output transistors would not need a driving current, being intrinsically voltage-controlled devices. However, a p-channel DMOS transistor requires an in-

tegration area that may be four times the integration area of an n-channel, complementary DMOS transistor, for the same  $R_{on}$ . Therefore the solution that employs a complementary pair of DMOS transistors is adopted only in a limited number of applications, where the relatively large silicon area requirement is not a problem.

On the other hand, the use of a (more compact) pair of transistors of the same polarity (that is noncomplementary), for example a pair of n-channel DMOS transistors, beside losing a portion equivalent to a VGS voltage of the maximum voltage swing of the output signal or otherwise requiring a bootstrap line, requires also a somewhat more complex driving circuit than the circuit that would be necessary for driving, in phase opposition, a complementary pair of output transistors.

There is a long felt need or utility of a complementary output stage with good breakdown characteristics that would not need externally connected bootstrap components and require a relatively large area of integration.

It has been found that in a normal BCD fabrication process it is possible to realize a bipolar PNP power transistor, having an internal resistance  $R_{on}$  of about  $0.3\Omega \times \text{mm}^2$ , which can be satisfactorily used as the high side part of a complementary output power stage that employs as its low side part, an n-channel field effect transistor.

A so configured output stage is perfectly complementary and therefore does not reduce the output dynamics by a VGS (or by a VBE) and may be driven by a relatively simple stage.

The output stage has an intrinsically high voltage swing characteristic and does not need externally connected bootstrap components. The use of power transistors of different technology (a bipolar transistor of the high side or pull-up part and a field effect transistor for the low side or push-down part), permits to reach an outstandingly good compromise between the extent of silicon area necessary for integrating the two power transistors, by exploiting the relatively small size of an n-channel DMOS structure and of a vertical, isolated collector, PNP structure and the driving power requisite, which is required only by the active pull-up element constituted by the bipolar PNP transistor.

According to an alternative embodiment of the output stage of the invention, the pull-up power element, constituted by a bipolar PNP transistor, is driven by a stage composed of a field effect transistor, for example a p-channel MOS transistor, of sufficient size to provide the driving power required by the bipolar output transistor.

According to an embodiment of the invention, the PNP transistor may be constituted by a complex structure that comprises the PNP and NPN transistors, the electrical behaviour of which can be

equated to that of an equivalent PNP transistor. This solution permits to further reduce the integration area, being the power NPN structure of the PNP equivalent complex structure capable of operating at a higher current density than a PNP structure and therefore requiring a reduced area of integration. Of course, in this latter case, the output voltage swing would be reduced by a VBE but this could be advantageously traded-off with a maximized saving of silicon area.

The different aspects and advantages of the output stage of the invention will become more evident through the following description of several embodiments and by referring to the annexed drawing, wherein:

**Figure 1** is a circuit diagram of an output stage of the invention;

**Figure 2** is a circuit diagram of an output stage of the invention, according to an alternative embodiment thereof;

**Figure 3** is a more detailed circuit diagram of the output stage of Fig. 2.

With reference to Fig. 1, the output stage of the invention is essentially constituted by a pull-up power element  $PW_H$ , composed of a bipolar PNP transistor, and by a push-down power element  $PW_L$ , composed of a DMOS transistor. The collector of  $PW_H$  and the drain of  $PW_L$  are connected in common to an output node OUT of the amplifier. The complementary pair of transistors of the output stage is customarily driven by a suitable driving stage.

Of course, while the driving of the MOS transistor  $PW_L$  occurs essentially in a voltage mode, with a practically null driving power, the driving of the high side element of the push-pull output stage, that is of the bipolar PNP transistor  $PW_H$ , requires a certain driving current (base current).

An alternative embodiment of the output stage of the invention is shown in Fig. 2, wherein a MOS transistor M1 is employed for driving the bipolar PNP transistor  $PW_H$ , so as to prevent to load the relative output node of the driver stage.

A circuit diagram of the driver stage is depicted in Fig. 3. As may be observed, the driver stage may be realized with field effect transistors in a substantially symmetrical form. The high side part of the push-pull output stage, that is the power transistor  $PW_H$  (driven through the MOS M1) is driven by the amplifier composed of R3, M2, M3 and the current generator I1. The low side part of the push-pull output stage, composed of the n-channel DMOS transistor  $PW_L$  is driven by the amplifier composed of R4, M4, M5 and the current generator I2. In order to ensure compatibility to ground potential, the two resistances R1 and R2, connected between the IN- node and ground and between the IN-node and the load, respectively,

determine the voltage gain.

## Claims

- 5 1. An integrated output stage comprising a pair of transistors functionally connected between a positive and a negative supply rail, driven in phase opposition by a driver stage, characterized by the fact that a pull-up transistor of said pair is a PNP bipolar transistor and a push-down transistor of said pair is an n-channel field effect transistor.
- 10 2. An integrated output stage as defined in claim 1, characterized by the fact that said PNP transistor is driven by a stage comprising a p-channel field effect MOS transistor.
- 15 3. An integrated output stage as defined in claim 1, wherein said PNP transistor is an integrated, isolated collector, vertical transistor.
- 20 4. An integrated output stage as defined in claim 1, wherein said field effect transistor is a DMOS transistor.
- 25 5. An integrated output stage as defined in claim 1, wherein said PNP transistor is composed of a composite structure comprising a PNP transistor and an NPN transistor, electrically equivalent to a PNP transistor.
- 30
- 35
- 40
- 45
- 50
- 55




FIG. 1





FIG. 2





European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 93 83 0492

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	EP-A-0 349 954 (MOTOROLA) * column 2, line 40 - column 4, line 27; figure 1 *	1	H03F3/30
A	US-A-5 028 881 (J.H. SPENCE) * column 2, line 67 - column 5, line 45; figure 1 *	1,2	
A	US-A-4 588 960 (C.A. SALAMA ET AL) * column 2, line 61 - column 4, line 15; figures 3,4 *	1,5	
A	1990 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, vol.4, 1 May 1990, SHERATON L.A. pages 3201 - 3204, XP163513 J. AHO ET AL 'NOISE OPTIMIZATION OF BICMOS OPERATIONAL AMPLIFIERS' * page 3202, right column; figure 1 *	1,2	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H03F
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 29 April 1994	Examiner Tyberghien, G
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	

EPO FORM 1501 01.82 (P04C01)